A DIGITAL CORRELATION RECEIVER FOR THE AURIBIDANUR DECAMETRE WAVE RADIO TELESCOPE

A thesis submitted for the degree

of

DOCTOR OF PHILOSOPHY

in the

Faculty of Engineering

By D. K. RAVINDRA, B.E.,



Department of Electrical Communication Engineering

Indian Instifufe of Science

Bangalore-560012
April 1983

PREFACE

THE WORK PRESENTED IN THIS THESIS HAS BEEN CARRIED OUT AT THE RAMAN RESEARCH INSTITUTE,

BANGALORE WHERE THE AUTHOR IS WORKING, IT WAS DONE UNDER THE GUIDANCE OF DR. S. KRISHNAN AND PROFESSOR V. RADHAKRISHNAN OF THE RAMAN RESEARCH INSTITUTE, AND PROFESSOR A, KUMAR, DEPARTMENT OF ELECTRICAL COMMUNICATION ENGINEERING, INDIAN INSTITUTE OF SCIENCE, BANGALORE, THE AUTHOR IS REGISTERED AS A PH.D. RESEARCH STUDENT WITH THE INDIAN INSTITUTE OF SCIENCE, BANGALORE UNDER THEIR EXTERNAL REGISTRATION PROGRAMME.

THE DIGITAL CORRELATION RECEIVER WHOSE DESIGN,
DEVELOPMENT, CONSTRUCTION AND TESTING ARE PRESENTED
IN THIS THESIS IS TO BE PART OF THE DECAMETRE WAVE
RADIO TELESCOPE AT GAURIBIDANUR WHICH WAS SET UP
JOINTLY BY THE RAMAN RESEARCH INSTITUTE AND THE
INDIAN INSTITUTE OF ASTROPHYSICS, BANGALORE. ITS
REALISATION IS THE CONTRIBUTION MADE BY THE AUTHOR
TO THIS JOINT PROGRAMME ALTHOUGH THE WORK WAS CARRIED
OUT ENTIRELY AT THE RAMAN RESEARCH INSTITUTE,
BANGALORE.

ACKNOWLEDGEMENTS

The author is grateful to Prof. S. Krishnan, Raman Research Institute (RRI), Bangalore and Prof. A. Kumar, Department of Electrical Communication Engineering, Indian Institute of Science, Bangalore, for their valuable guidance in this research project.

Be is indebted to Prof. V. Radhakrishnan, Raman Research Institute, who conceived the system in outline and suggested to the author its implementation using digital techniques. Discussions the author has had with him throughout the course of this work have helped significantly in its completion.

He is thankful to Dr. Rajaram Nityananda, Dr. Ch. V. Sastry and N. Udayashankar for the helpful suggestions and discussions the author has had with them during this work. The author acknowledges the suggestions made by Prof. R.H. Frater in the initial design of the system.

Be likes to express his sincere appreciation to Mrs. Elizabeth Vincent for her great patience in wiring the various circuits.

He thanks Mr. 5. Narasimha Rao for typing the manuscript and Mr. P.S. Somasundaram for the preparation of the tracings.

It is a pleasure to thank all his colleagues at RRI, for the useful discussions he has had at one time or another during the course of this work. Thanks are also due to the members of the staff at RRI and at' Gauribidanur field station, who helped during the course of this work and in bringing out this thesis.

iv

CONTXNTS

			Page No
PREFACE ACKNOWLEDGEN GLOSSARY OF		LS	ii iii Viii
GLOSSARY OF	ABBRE	VIATIONS	x
LIST OF FIGU	RES		xiv
LIST OF TABL	ES		xviii
CHAPTER -1:	Intr	oduction	1
	1.1	General	1
	1.2	iiistorical Review	2
	1.3	Scope of the present work	13
CHAPTER -2:	Syste	em Description	15
	2.1	Antenna System	15
		2.1.1 East-West Array	15
		2.1 .2 North-South Array	18
		2.1. Parameters of the antenna	20
	2.2	Receiver System	21
		2.2.1 Analog Beceiver System	21
		2.2.2 Digital Receiver System	24
		2.2.2.1 Front End of the Digi- tal Receiver System	25
		2.2.2.2 Correlator System	25
		2.2.2.3 Fourier Transform Processor	27
		2.2.2.4 Microcomputer System	28
CHAPTER −3:		t End of the Digital Receiver	30

	3.1	Introduc	tion	3 0
	3.2	Delay Sy	stem	33
	3.3	Digital	Correlation Circuit	44
	3.4	_	Integration and exing Circuit	49
	3.5	The 2's	Complement Converter	52
	3.6	Van-Vlec	k Correction Circuit	53
CHAPTER -4:	Fou	rier Trans	form Processor	56
	4.1	Introduc	tion	56
	4.2	Principl	e of Operation	56
	4.3	System D	esign	57
	4.4	System D	escription	61
	4.5	Detailed	Circuit Design	66
			Generation of Clock	66
		4.5.2 In	mplementation of Pre-	71
		4.5.3 G	Seneration of argu- ment 'no'	76
		4.5.4 G	eneration of Sin n 0 and Cos n 0	80
			Seneration of Fourier	00
		4.5.5.1	terms Phase Correction mode	82
		1.3.3.1	of operation	82
		4.5.5.2	Normal mode of	
		4.5.5.3	operation Sign bit generation in	89
		T•J•J•J	phase correction mode	90
		4.5.5.4	Sign bit generation in	
			normal mode	92

		4.5.5.5	Storage of DC component	93
		4.5.5.6	Implementation of the grading function	96
		4.5.5.7	Control Signal for Bead/ Write memories	99
		4.5.5.8	Design of the pipeline Control System	100
		4.5.5.9	Post Integration Scheme & Tmap-RAM	102
CHAPTER -5:	Micr	ocompute	r System	111
	5.1	Introdu	ction	111
	·5•2	System	Design of the microcomputer	115
		5.2.1	System Kardware	115
		5.2.1.1	Interface Unit for the	
			control console	115
			RAM Data Entry module	118
		5.2.1.3	Interface unit for the	
		~ ~ 1 1	delay system	119
		5.2.1.4 5.2.1.5	Interface unit for the MTU Interface unit for TV	119
		7020107	monitor	121
		5.2.2	System Software	122
	5.3	Detaile	d Circuit Design	124
		5.3.1	Interface unit for control	
			console	124
		5.3.2	RAM Data entry module	130
		5.3.3	Interface unit for the	
			delay system	135
		5.3.4	Interface unit for the MTU	140
		5.3.5	Interface unit for the .	
			TV monitor	147

CHAPTER -6:	Syst	em Testing	162
	6.1	Introduction	162
	6.2	Laboratory Tests	162
		6.2.1 Tests on the Digital Correlator circuit	162
		6.2.2 Tests on the FT processor	171
	6.3	Field Trials	179
CHAPTER -7:	Conc	cluding Remarks	190
APPENDIX - 1		rrelation of double sideband gnals	193
APPENDIX - 2		rivation of correlation coefficient om the counter value	198
APPENDIX - 3		termination of brightness temperature om the measured antenna temperature	204
APPENDIX - 4	Der	eivation of phase correction equation	208
APPENDIX - 5	Det	ails of the microprocessor	20 9
APPENDIX - 6	• •	pical computation for post- ategration tine	215
APPENDIX - 7	De	tails of Video RAM - MTX - 1632SL	216
APPENDIX - 8	De	tails of Graphics Module-MTX-256	218
REFERENCES			220

viii

GLOSSARY OF SYMBOLS

a _n	-	Cosine Correlation Coefficient
b _n	_	Sine Correlation Coefficient
3 (Δτ)	`	Bandwidth decorrelation
	-	Velocity of propagation of em wave through cable
	-	Velocity of propagation of em wave through free space
Δν	-	Bandwidth of the signal
Δψ	_	Phase Correction angle
Δτ	-	Error in time delay compensation
K		Kelvin (Chap. 1)
L	_	Length of cable in metres
λ	-	Wavelength .
	-	Metre (Chap, 1)
	-	Direction Cosine in declination (Chap. 4) .
ms	_	millisecond
μs	-	microsecond
ns	-	nanosecond
φ, φ ₂	-	Two phase clocks in the Correlator Circuit
$^{ ho}$ T	-	True Correlation Coefficient
ρ _m	-	measured Correlation Coefficient
s ₁ , s ₂	-	Down converted signals from Ant. 1 and Ant. 2 respectively.
s ₁ ', s ₂ '	-	Down Converted signals (90°-phase shifted) from Ant.1 and Ant. 2 respectively
$^{\mathrm{T}}$ map	-	Brightness temperature
τ_{\downarrow}	-	Time delay due to path length difference in space

Time delay due to path length differences τ_2 through cable - Total time delay Increment angles for the beams in the FT processing nth harmonic of spatial frequency $V_{\mathbf{n}}$ W - Watt - radian frequency ယ interferometer spacing X Zenith angle \boldsymbol{z}

GLOSSARY OF ABBREVIATIONS

A/L -n Adder/Latch Circuit-n

ADD-CL Address clock for reading console thumbwheel

switches

AN Alpha numeric

An Attenuators-n

BPF Bandpass filter

BUF-n Buffer number n

CL-12 Control signal for MUX-12

CLCO Clock for counter-0

CLEN Clock enable

CLK-n Bandpass sampling clock-n

CLN Clock for normal operation

CLP Clock for phase correction

CL PROG Clock for programming

CLXY-n Input and output clock signals for

multiplier-n

CM-12 Control signal for MUX-12

CMOS Complementary Metal-oxide semiconductor logic

Cn Control signal for MUX-n

COMP-O Comparator number zero

COS Cosine

CPAL Counter for alarm condition

CSBC Chip select signal for bus coupler

CSn Chip select signal for n-RAM

DEC Beclination

DFT Discrete Fourier Transform

DIEN Data input enable

DMA Direct memory Access

DMA OUT Direct memory access signal in microprocessor

DSB Double sideband

ECIL Electronic Corporation of India Ltd.

Ern External flag-n

ENAN Enable an-RAM

ENBN Enalbe bn-RAM

EXNOR Exclusive- Nor gate

EXOR Exclusive - o'r gate

mFF-n Flip flop number n for the function m

FT Fourier transform

GIP Sap in process signal

Gn Logic gate circuit-n

GT-n Grading table - n

HP Hewlett Packard

IF Intermediate Frequency

X Total number of samples

Ka Number of anticoincidences

Ke Number of coincidences

KHz Silo Hertz

LC Latch counter

LSB Least significant bit

LSI Large scale integrated circuit

MHz Mega Hertz

Multiplier - n

MONO-n Monostable number n

MPEN Microprocessor enable

MRD Memory Read cycle in microprocessor

MSB Most significant bit

MTRLI Multi Telescope Radio Linked Interferometer

MTU Magnetic Tape Unit

MTX Matrox

MUX-n Multiplexer - n

MWR Memory Write cycle in nicroprocessor

Nn Noise source n

OPC1 > BF output of counter-1 at the completion of

Beam-finish

QmCn mth bit output from counter n

R/W Read/Write signals for n-RAM

RA Right Ascension

n-RAM Menory for storing particular data given by n

RAMs Random-access memories

READ-N Read pulses in the normal node

RLO Reset LATCH-0

Read only memories

S/N Signal to noise ratio

SCMn Sign bit for multiplier-n in correction mode

SEW Signal from east-west array

3in Sine

SMn Sign bit for multiplier number - n

Sn Keyboard switch - n

xiii

SNMn	Sign bit for multiplier-n in normal mode
SMRn	Signal to noise ratio in channel n

SNRn Signal to noise ratio in channel n

SNSn Signal from North-South element - n

SR Service Request signal

SSB Single sideband

STLO Strobe LATCH-0

STLIX,

STLI Strobe Latch-1 signals

T/C-O True/complement circuit number - O

tn propagation time

TPB-DEL Write signal in delay buffer unit

TPB-TV Write signal in TV buffer unit

TTL Transistor-transistor logic

TTY Teletype unit

TV Television

VLA Very Large Array

VLBI Very Long Base line Interferometer

Xn nth bit input at Multiplier-1

Xn' nth bit input at Multiplier-2

Xn Control bits for delay shift register in

N-S channels (FIG 5.9)

y_n nth bit input at Multiplier-1

yn' nth bit input at Multiplier-2

yn Control bits for delay shift register

in N-S channel (FIG 5.9)

ZCD Zero-cross detector

Z_n Control bits for delay shift register

in E-W channel

xiv

LIST OF FIGURES

Fig.	No.	Title	Page	No.
2.1		Radio Telescope system at Gauribidanur	16	
2.2		East-'(lest array(west arm) schematic diagram	17	
2.3		North-South array schematic diagram	19	
2.4		Analog correlator receiver	22	
2.5		Frontend of digital correlation receiver	26	
3.1		Scheme for delay compensation	35	
3.2		Delay compensation required for zenith angle of 50	39	
3.3		Delay error for different zenith angles	43	
3.4		Double side-band correlator circuit	47	
3.5		Delay correction and digital correlation	48	
3.6		Data integration and multiplexing circuit	50	
3.7		Implementation of Van-Vleck correction	55	
4.1		Block diagram of Fourier transform processo	r 62	
4.2		Console control	['] 67	
4.3		Block schematic of the clock circuit	68	
4.4		Pre-integration control circuit	73	
4.5		Timing diagram of Fourier transform		
		processing unit	74	
4.6		Sign Bit and argument generation	77	
4.7		Generation of Cos no & Sin no	81	
4.8		Generation of (an Cos no + bn Sin no)	85	

4.9A	Generating control signals (Δψ-RAM, G-RAM & Adder/Latch circuits)	87
4.9B	Timing diagram of control circuit shown in Fig 4.9A	88
4.10	Sign bit generation	91
4.11	DC component storage	94
4.12	Grading function implementation	97
4.13	Post-integration implementation	103
4.14	T Map storage	1 04
4.15	Generating control signals for Tmap-RAM	106
4.16	Control circuit for the Tape Trigger signal	108
4.17	Timing diagram for control circuits shown in 4.15 & 4.16	109
5.1	Microcomputer system	116
5.2	Flow chart of the software schematic	117
5.3	Block schematic of microprocessor interface (MPI-II)	125
5.4	Input/output port connections	√ 126
5.5	Flow chart for writing thumbwheel settings	129
5.6	Plow chart for getting BS & BF fron thumbwheel data	131
5.7	Block schematic of RAM data entry module	132
5.8	Flow chart for writing data into	
	$\Delta \psi$ -RAM & G-RAM	134
5.9	Block schematic of delay buffer	136

5.10	Flow chart for writing delay bits in the buffer	139
5.11	Block schematic for MTU interface unit (MPI-I)	141
5.1 2	Timing diagram for MTU interface unit (BPI-I)	142
5.13	Flow chart for Data Acquisition and MTU transfer	146
5.14	Block schematic of TV interface unit from the keyboard	148
5.1 5	Block schematic of TV interface unit from the computer	152
5.16	Flow chart for clearing AN display	154
5.17	Flow chart for writing AN characters	155
5.18	Flow chart for writing alphanumeric data	157
5.19	Flow chart for clearing graphic memory	159
5.20	Flow chart for writing graphic data	160
6.1	Correlator circuit for double side-band	
	signals	163
6.2	Test setup for auto-correlation	165
6.3	Test setup for cross-correlation	167
6.4	Plot of observed cor. coef. v/s true cor. coef.	170
6.5	Cosine function for testing FT processor	173
6.6	Plot of FT processor result with FFT computation	174

xvii

6.7A Graphic display of the FT processor result of the cosine function given in Fig 6.5	176
6.7B Graphic display of the FT processor result (LsB) repeated 128 times of the cosine function given in Fig 6.5	177
6.8 Grey level display of FT processor result of the cosine function given in Pig 6.5	178
6.9 Plot of FT processor result with DC component	180
6.10 Summation of cos function	181
6.11 Block schematic of 8 channel receiver	183
6.12 Test set up for 8 channel receiver	184
6.1 3 Field Trials to synthesise beam pattern of W-S array	187
6.14 Graphic display of the source 3C 144	188
A1.1A D\$B signal generation	194
A1.1B Correlation of RF signals	194
A5.1a Block schematic of microprocessor	210
A5.1b Internal structure of the CDP 1802 Microprocessor	211
A5.1c Block Diagram of typical computer system using CDP 1802	211
A5.2a Input instruction timing	213
A5.2b Output instruction timing	213
A5.2c DMA-OUT timing	2 1 3
A5.2d Instruction set timing A7.1 MTX-1632 Video RAM block diagram	214 217
A7.2 Block diagram (Video RAM)	217
A7.3 Timing diagram (Video RAM)	217
A8.1 - A8.6 Details of the graphics module	219

x**∀**iii

LIST OF TABLES

TABLE NO.	TITLX	PAGE NO.
3.1	Cable lengths from each of the N-S element to the laboratory	36
3.2	Delay decorrelation (B) for errors in delay compensation ($\Delta \tau$) at different bandwidths ($\Delta \nu$)	41
3.3	Time Delay required for N-S groups	42
3.4	Arrangement of Control bits for the delay shift register	45
A2.1	Converting Counter Values to Correlation Values	201
A2.2	Extreme Conditions of Correlators in Cosine Correlation	202
A2.3	Extreme Conditions of Correlators in Cosine Correlation	203