Please use this identifier to cite or link to this item:
http://hdl.handle.net/2289/7853
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | S, Arasi | - |
dc.contributor.author | B, Ramesh | - |
dc.date.accessioned | 2021-12-14T08:13:29Z | - |
dc.date.available | 2021-12-14T08:13:29Z | - |
dc.date.issued | 2018-01-02 | - |
dc.identifier.citation | RRI-EEG Internal Technical Report No. : 01 | en_US |
dc.identifier.uri | http://hdl.handle.net/2289/7853 | - |
dc.description | Restricted Access | en_US |
dc.description.abstract | Efficient Linear array Imager (ELI) is a cross telescope capable of producing 64 beams simultaneously in the sky. It uses 16 receivers and each is likely to use 4 IF chains, making a total of 64 numbers. Clearly, such a large number of IF chains require optimisation of volume, power and cost. Following the model of commercial LNBCs, we have made a prototype integrated IF processor (IFP) board for use with ELI. This integrates 3 gain stages totalling a gain of 60 dB, a directional coupler, a SAW filter and a mixer, all in a board size of 14 cm x 5 cm. This integrated IF processor has avoided multiple SMA connectors and thereby improving reliability at the cost of inter-changeability. In this technical report, we describe the effort put in development of this prototype. | en_US |
dc.language.iso | en | en_US |
dc.publisher | Raman Research Institute, Bengaluru | en_US |
dc.rights | 2018 Raman Research Institute, Bengaluru | en_US |
dc.title | Integrated Intermediate Frequency Processor Unit for Efficient Linear array Imager | en_US |
dc.type | Technical Report | en_US |
Appears in Collections: | Technical Reports (EEG) |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
Technical Report_Arasi.pdf | Restricted Access | 731.79 kB | Adobe PDF | View/Open |
Items in RRI Digital Repository are protected by copyright, with all rights reserved, unless otherwise indicated.